Post Graduate Diploma Course in VLSI DESIGN

Overview:

This PG course is a thorough introduction to SystemVerilog constructs for design. This class addresses writing RTL code using the new constructs available in SystemVerilog. New data types, structs, unions, arrays, procedural blocks, and re-usable tasks, functions, and packages, are all covered. The information gained can be applied to any digital design. This course combines insightful lectures with practical lab exercises to reinforce key concepts. During this course you will gain valuable hands-on experience. Incoming students with a Verilog background will finish this course empowered with the ability to more efficiently develop RTL designs.

Skills Gained:

After completing this course, you will how to:

  • Write RTL Verilog code and Testbench for digital system design
  • Describe the features and benefits of using SystemVerilog
  • Identify the new data types supported in SystemVerilog
  • Utilize an enumerated data type for coding a finite state machine (FSM)
  • Explain how to utilize structures, unions, arrays and oops concepts
  • Describe the new Procedural Statements and Flow Control
  • Define the enhancements and ability to reuse tasks, functions, and packages
  • Identify how to simplify module definitions and instantiations using interfaces
  • Learn verification methodologies for verifying our design

Syllabus:

1. Introduction to VLSI

  • VLSI Design Flow
  • ASIC vs FPGA
  • RTL Design Methodologies
  • Introduction to ASIC Verification Methodologies
  • Applications of VLSI

2. Advanced Digital System Design

  • Introduction to Digital Electronics
  • ALU circuits
  • Data processing circuits
  • Universal Logic Elements
  • Combinational circuits – Design and Analysis
  • Latches and Flip Flops
  • Shift Registers and Counters
  • Sequential circuits – Design and Analysis
  • Memories and PLD
  • Finite State Machine

3. VERILOG HDL

  • Introduction to Verilog
  • Applications of Verilog
  • Verilog language constructs
  • Abstraction levels
  • Data types
  • Verilog operators
  • Declarations - module, ports types
  • Nets and Registers
  • Arrays, Memory modeling
  • FSM –structure, moore vs mealy, coding styles, registered outputs
  • Gate level design
  • Data flow design – assign statements
  • Structural design
  • Behavioral design – procedural statements, always blocks
  • Initial blocks, begin…end, fork…join, blocking and non-blocking
  • Procedural control statements – if, case, loops
  • Tasks, Functions
  • Testbenchs
  • Advanced topics – system tasks, compiler directives, UDP
  • File input and File output

4. VHDL

  • Introduction to VHDL
  • Applications of VHDL
  • VHDL language concepts
  • VHDL language basics and constructs
  • Levels of abstraction
  • Data types, Enumerated data types
  • VHDL operators
  • Declarations - libraries, entity, architecture
  • Data Objects - signal, variable, constant
  • Dataflow model - Concurrent assignment statements
  • Structural model - Component declarations
  • Component instantiation
  • Generate Statement, Configuration block
  • Behavioral model - Process statement, Sequential statements
  • Delay concept, Generic concept
  • Arrays, Records, Procedures, Functions
  • Memory modeling
  • FSM –structure, moore vs mealy, coding styles, registered outputs
  • Standard packages, Local and Global Declarations
  • Package, Package body
  • Writing Test Benches
  • Advanced VHDL Topics – assertions, attributes, file handling

5. SystemVerilog

  • Introduction to SystemVerilog
  • Applications of SystemVerilog
  • Literal values
  • Arrays, Data Types
  • Data Declarations
  • Attributes, Operators and Expressions
  • Procedural Statements & Control Flow
  • Processes, Tasks and Functions
  • Classes, Random Constraints
  • Inter Process Synchronization Communication
  • Scheduling Semantics
  • Clocking block, Program block
  • Assertions, Hierarchy
  • Interfaces, Coverage
  • Parameters, Configuration Libraries
  • System Tasks and Functions, Compiler directives
  • Direct Programming Interface (DPI)
  • SystemVerilog Assertion

6. VMM Methodology

  • VMM tutorial
  • Examples

7. UVM Methodology

  • UVM tutorial
  • Examples

8. OVM Methodology

  • OVM tutorial
  • Examples

Testimonials

View More...

Image Gallery

View More...

ABOUT US

Welcome to ‘Wiztech Automation’ - a premier institute for higher learning in VLSI, Embedded System And PLC technologies. Wiztech Automation deliver the VLSI training courses in Chennai for students and working professionals who are pursuing a career in VLSI Core. VLSI Training ( Verilog, VHDL, FPGA Design, ASIC Design, System Verilog (VMM, OVM, UVM), CMOS Design Basics ).

VISITORS

CONTACT

  • Email id: wiztechenquiry@gmail.com

  • Website: www.vlsitraininginchennai.com

  • Website: www.embeddedtraining.co.in

  • Tel No: 044 - 2620 9369

  • Mobile :+91 99404 26826

ADDRESS

  • Wiztech Automation Solutions Pvt Ltd,
    102, W-Block, 2nd Floor, 2nd Avenue,
    (Next to Indian Bank), Anna Nagar,
    Chennai, Tamil Nadu, India
    Pincode : 600 040.
    Landmark : Anna Nagar Rountana.